Static Timing Analysis Engineer, FullChip/ASIC Implementation
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of technical experience in silicon timing closure and chip integration.
- Experience with STA signoff constraint authoring for full-chip level, tapeout signoff requirements, checklists, and associated automation.
- Experience in one or more static timing tools (e.g., PrimeTime, Tempus).
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience in extraction of design parameters, QoR metrics, and analyzing data trends.
- Experience with high complexity silicon in state-of-the-art technology process nodes.
- Experience with ASIC design flows and methodology of static timing analysis.
- Effective skills with scripting languages such as Tcl or Perl.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.Responsibilities
- Be responsible for delivering System-on-Chip (SoC) Static Timing Analysis.
- Define SoC timing signoff process corners, derates, uncertainties and their tradeoffs.
- Drive clock tree planning and implementation for SoCs to achieve best energy, performance and area.
- Oversee full chip timing constraint creation and validation, timing signoff checklist criteria, perform full chip STA, timing ECO creation, and final timing signoff for SoC’s.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.